A novel charge-based comparator and folding circuit are presented. Correlated double sampling comparison is performed using a log-domain integrator, implemented by a subthreshold nMOS transistor with the source coupled to a capacitor. The circuit produces a current that is a logistic function of the change in voltage on the gate, with an input-referred offset voltage that is a logarithmic function of time. Folding operation for analogto-digital conversion is obtained by differentially combining currents from a bank of these comparators. A prototype 128-channel parallel 4-bit gray-code analog-to-digital converter has been implemented in a 0.5 p m CMOS process, delivering 128 MS/sec at 76 mW power dissipation.
INTRODUCTION
High-performance data conversion can be achieved either by expending power and area to achieve high precision in a single analog architecture, or by distributing the architecture over multiple low-resolution quantization tasks each implemented with relatively imprecise analog circuits, and combined in the digital domain. The latter approach has proven superior in attaining very high precision, by distributing the quantization process over time using delta-sigma modulation [ 11. Both high speed and high resolution can be achieved by distributing the quantization process in space. To this end, it is necessary to implement very space efficient, low-resolution quantizers.
We present a charge-based circuit that implements an offsetcompensated comparator with one capacitor and four nMOS transistors. Besides applications in data conversion, the design targets applications in hybrid analog-digital computing using large-scale analog arrays [2 J, where parallelism, redundancy in information representation, and statistical data coding [3] can be used to compensate for imperfections in analog sensing and computation.
CHARGE-DOMAIN CORRELATED DOUBLE SAMPLING COMPARATOR

Capacitor-nMOS Integrator
To obtain high density and high speed in a comparator and folding circuit, the challenge is to design a single stage producing a current-mode or charge-mode signal that is a saturating high-gain and offset-compensated function of a difference in input voltage.
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We show that in the charge domain this can be achieved using a circuit incorporating a capacitor and an exponential element, such as a diode [4] or a MOS transistor operating in subthreshold regime [5], where the differential voltage is presented as an initial condition at the input. Offset compensation is achieved in the charge domain, as for the CMOS charge-transfer comparator described in [6] .
In the circuit of Figure I (u) the nMOS transistor is source coupled to a capacitor. In the subthreshold and saturation region, the drain current is exponential in gate and source voltage, and the large-signal dynamics of the integrator are described by:
where Vt is the thermal voltage. Integrating the differential equation (1) yields: L where c1 is an integration constant. Direct substitution yields: (O+) over the transition at the gate:
Is
where AV, = V,(O+) -Vg(O-). The output current (3) can thus be expressed in terms of initial conditions:
Interestingly, fort >> CVt/I,(O+), I s ( t ) becomes independent of initial conditions:
Comparator
Saturation of the output current of the circuit in Figure I M2-M3, the offset l&(t) is independent of MI threshold variations and, to first order, 1/ f noise. Figure 3 illustrates the input-output characteristics of the comparator for different time interval At2 after switching the inputs, calculated using equation (7) and simulated using Spectres for a 0.5 p m CMOS process. The offset of the comparator as a function of time from (9) is plotted in Figure 4 . It scales logarithmically in time. It also depends on Is(O-) which is controlled by the time interval, At,, between the moment Kn is applied (after the reset) and the time K e f is presented to the gate of M1. Figure 5 illustrates theoretical and simulated source current transients for different values of AV,.
CHARGE-BASED FOLDING CIRCUIT AND
GRAY-CODE ADC
Several solutions for gray-code and charge-based A/D conversion exist. Conventional folded differential logic [7] (FDL) can elimi-V -154 nate code errors due to its wired gray-code encoding scheme. An improvement of FDL, folding cascoded differential logic (FCDL), was introduced in [8] . It allows for higher number of comparators in an encode block. Figure 6(a) shows the architecture of a 3-bit gray-code differential logic ADC. Comparators produce the output current
Gray-Code Flash ADC Architecture
where I6 is a bias current, Kef'' is a respective reference voltage level between and Kefmax, n = 1, ..., 7, and f(.) is a decision function such as sign(.) or a logistic function. Each output bit, Di, i = 0, ..., 2, is obtained by connecting comparator outputs differentially in a folding circuit, and then comparing the accumulated differential currents. The input-output characteristics of the ADC are illustrated in Figure 6 (b).
Folding Circuit
An LSB folding circuit for a 5-bit flash ADC is shown in Figure 7 . The output currents can be expressed as: 
Integrating Sense Amplifier
Bit decisions are made on integrated, differentially folded comparator currents using a regenerative sense amplifier. Integration starts at the end of the At2 interval, timed by the INT clock signal in Figure 2 . The time-dependent comparator voltage offset (9) is inconsequential to the integration as it is in common to all comparator cells.
EXPERIMENTAL RESULTS .
A prototype 128-channel 4-bit charge-based gray code ADC was fabricated in a 0.5 pm CMOS process. The die micrograph is shown in Figure 9 . The chip contains, besides the parallel bank of flash ADCs, a massively parallel mixed-signal computational array [9] . The ADC bank measures 0.75 mm x 2 mm, and dissipates 76 mW of power at 128 MS/sec sampling rate. Output waveforms for a ramp input signal are presented in Figure 10 .
CONCLUSIONS
A new charge-based comparator and a folding circuit have been reported. Each comparator performs correlated double sampling V -155 
